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Abstract—B-modes are special patterns in cosmic microwave
background (CMB) polarization. Degree-scale B-modes are
smoking-gun signatures of primordial gravitational waves. The
generic strategy of CMB polarization experiments is to employ
a large number of polarimeters for improving the statistics.
The Q/U Imaging ExperimenT-II (QUIET-II) has been pro-
posed to detect B-modes by using the world’s largest coherent
polarimeter array (2,000 channels). A unique detection tech-
nique using QUIET’s polarimeters, which comprises a modu-
lation/demodulation scheme, enables us to directly extract polar-
ization signals. The extracted signals are free from unpolarized
components and intrinsic 1/f noise. We developed a data
readout system for the QUIET-II experiment. We employed a
“master” clock strategy, on-board demodulation functions, and
end-to-end Ethernet connections for logical simplicity and high-
density compact electronics for physical compactness. A clock
module acts as a single master and guarantees phase matching
between the modulation by the polarimeters and the on-board
demodulation by ADC modules. Each ADC module has 64
ADC chips in the VME-6U single slot size. Both modules have
hardware processors for Ethernet TCP/UDP. All these modules
and control computers are connected via end-to-end Ethernet.
Physical compactness and logical simplicity enable us to easily
handle a large number of polarimeters, while maintaining quality
of the B-mode experiments. The developed electronics (the clock
modules and the ADC modules) fulfill these requirements. Tests
with a setup similar to that of the real experiment proved that
the system works appropriately. The performance of all system
components is validated to be suitable for B-mode measurements.
Index Terms—Readout electronics, Cosmic microwave back-
ground, Demodulation, ADC
I. INTRODUCTION
DETECTION of primordial gravitational waves couldprovide a new and unique window on the very early
universe [1]. Although various approaches for detecting them
[2]–[4], the most promising approach is the measurement of
B-modes, which are odd-parity patterns in cosmic microwave
background (CMB) polarization. Because B-modes are very
faint (< 100 nK), it is important to detect a large number
of CMB photons for achieving sufficient sensitivity. The Q/U
Imaging ExperimenT (QUIET) is a ground-based experiment
that aims to detect the B-modes in the Atacama Desert in
Chile, which is 5, 080 m above sea level. At the initial
phase of the QUIET experiment (QUIET-I), we observed
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CMB polarization in the 95 (43) GHz bands with 360 (72)
channels of coherent polarimeter elements (polarimeter array).
The obtained upper bounds for the B-modes are one of the
most stringent limits to date; however they are still limited by
statistical errors [5]. An upgrade of the experiment (hereafter
referred to as QUIET-II) has been proposed to achieve better
sensitivity with a larger polarimeter array. Its primary goal
is to detect B-modes at r ≈ 0.01 by using 2,000 channels
composed of 500 elements of four-output polarimeters, where
r is the tensor-to-scalar ratio that indicates the intensity of the
primordial gravitational waves [6].
We developed a readout system for the QUIET-II exper-
iments. For handling the QUIET-II polarimeter array, we
employed a master clock strategy, on-board demodulation
functions, and end-to-end Ethernet connections for logical
simplicity and developed high-density electronics to achieve
physical compactness. The master clock strategy guarantees
phase matching between modulation and demodulation. Since
polarization signals are modulated to suppress polarimeter
noise and unpolarized components, phase matching and de-
modulation functions are essential requirements for the system.
The on-board demodulation has the advantage of reducing the
load of data transfer. Furthermore, physical compactness is
also important to attach the system on a telescope mount to
avoid picking up unexpected noise on the cables between the
polarimeter array and the readout system. In this paper, we
describe the system design and prototype tests.
II. EXTRACTION OF THE POLARIZATION SIGNAL
A. QUIET polarimeter
A single QUIET polarimeter enables us to directly measure
the Stokes Q and U parameters that characterize liner polar-
ization. The polarimeters are polarization-sensitive coherent
detectors using high electron-mobility transistor (HEMT) am-
pliers, which have been widely used in CMB experiments [7]–
[9]. They are suitable for detecting CMB polarization below
100 GHz. The polarimeter consists of a septum polarizer and
strip-line-coupled monolithic microwave integrated circuit de-
vices (Fig. 1). Input radiation is split into right and left circular
polarizations (ER and EL, respectively) by the spectrum polar-
izer. In the devices, the two polarization signals are modulated
and coupled and then the power of the coupled signals is
converted to analog outputs. In the polarimeter outputs, the
Stokes parameters appear as the modulation components.
2The QUIET collaboration developed a polarimeter-on-a-
chip, which replaces waveguide-block components with the
devices [10]. The resulting package has a footprint size of
2.5 cm × 2.5 cm (95 GHz band) and 5 cm × 5 cm (43 GHz
band) in QUIET-I. This breakthrough technology enabled us
to build a large polarimeter array.
B. Modulation/demodulation scheme
An HEMT amplifier is known to have a 1/f noise whose
knee frequency is high approximately 1 kHz. A modula-
tion/demodulation scheme is employed to extract the polar-
ization signal without any contamination from the 1/f noise
and unpolarized components [10]. The block diagram of the
modulation is shown in Fig. 1. The input ER and EL to
the devices are amplified by HEMTs. Then, the amplified
polarizations are modulated by phase switches, each of which
has two microwave paths. Path selection is controlled by p-
intrinsic-n diodes. The difference among these path lengths
corresponds to a half-wavelength of the measured CMB. The
phase switch varies the phase of the CMB signal by 180◦,
which simply flips the sign of the CMB signal, and there is
no sign flip for noises. Applying carrier clocks to the diodes
offers periodic phase (sign) modulation. The two amplified
and modulated polarizations are recombined by couplers. Four
voltage-biased square-law Schottky diodes detect the power of
the coupled signals.
Suppose we implement the modulation only for one side,
e.g., ER, then the polarimeter outputs (or diode receiving
power) can be expressed as follows (see Appendix):
D(t) = c1(t)P + c1(t)
2R+ |c1(t)|2N1(t), (1)
where P is proportional to g1g2Q, −g1g2Q, g1g2U , and
−g1g2U for each diode, R corresponds to the power of
the right circular polarization, i.e., (g21E2R). N1(t) is the
intrinsic noise of the HEMT amplifier on the side of ER,
g1 and g2 are gains of the HEMT amplifier, and c1(t) is
the primary modulation term. We can set c1(t2p) = +1 and
c1(t2p+1) = −1 in case of ideal modulation. Here, p is the
normalized time index with a half period of c1(t) and D(tp)
is the averaged value during the pth half period. Polarization
P can be extracted from the difference of each state, i.e.,
∆D = D(t2i) − D(t2i+1). In Eq. (1), we drop the terms
that are related to the noise from another HEMT amplifier.
The modulation by the real polarimeter is not perfect, e.g.,
c1(t2p) = +1 and c1(t2p+1) = −(1− ǫ1), where ǫ1 is a small
nonzero value. As a result, residual terms that are related to
the R and N1(t) appear. These residuals can be eliminated
by the secondary modulation for another side [11]. With the
secondary modulation for EL, the polarimeter output can be
described as follows:
D(t) = c1(t)c2(t)P + c1(t)
2R+ c2(t)
2L
+|c1(t)|2N1(t) + |c2(t)|2N2(t), (2)
where L and N2 indicate the power of the left circular po-
larization (∝ g22E2L) and the intrinsic noise on the side of EL,
respectively. Here, c2(t) is similar to c1(t), i.e., c2(t2q) = +1
and c1(t2q+1) = −(1 − ǫ2), where ǫ2 is a small nonzero
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Fig. 1. Block diagram of the QUIET polarimeter. It consists of a septum po-
larizer and strip-line-coupled monolithic microwave integrated circuit devices.
The input radiation is split into right and left circular polarizations (ER and
EL, respectively) by the septum polarizer. They are amplified by the HEMTs.
After applying the modulation on the phase switches, they are recombined by
couplers. The couplers have four output ports. The power of each is detected
by a Schottky diode. The four diode outputs have the modulation components
related to +Q, −Q, +U , or −U Stokes parameters, respectively. Three of
the four diodes are not shown in this diagram.
value that indicates imperfection of the second modulation
and q is the normalized time index with the half period of
the second modulation. This time period is longer than that of
the primary modulation. Only the first term in Eq. (2) has the
phase information of both modulations. Therefore, the series
of difference allows us to extract the polarization (P ) without
any contamination. This scheme is called demodulation. We
implement this function in the readout system.
III. SYSTEM DESIGN
A. System structure
The system structure is shown in Fig. 2. The logical
simplicity of our structure is possible because of the master
clock strategy, on-board demodulation functions, and end-to-
end Ethernet connections. Clocks acts as carriers to indicate
phase states for the modulation. They should be in-phase
between the polarimeter and the readout system. To retain
phase matching, we employ clock modules that work as a
single “master.” The clock modules generate well-matched
carrier clocks and distribute them to the polarimeter array
and analog-to-digital converter (ADC) modules. Each ADC
module performs digitization and on-board demodulation for
64 channels. Having a sub-board in addition to a main
board, a single ADC module houses 64 ADC chips (32
chips each on the main board and the sub-board) in a versa
module eurocard (VME) 6U single slot size (Fig. 3). All
circuits for the ADC chip control and on-board demodulation
are implemented in a single field programmable gate array
(FPGA). Such high-density and compact modules are suitable
for attaching to the telescope mount, which is a basic scheme
to suppress the noise picked up on the cable between the
polarimeters and the ADC modules.
The demodulated data in the ADC modules are transmitted
to a readout computer via Ethernet transmission control pro-
tocol (TCP) [12]. To control both modules from the computer,
user datagram protocol (UDP) is also used. TCP and UDP in
both modules are implemented by a hardware-based processor
called SiTCP [13]. Although to handle TCP and UDP, an
additional FPGA or CPU is usually required, we do not need
them because of the advantages of SiTCP.
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Fig. 2. Conceptual block diagram of the readout system.
Fig. 3. Photograph of an ADC module that consists of a main board and
a sub-board. Each board houses 32 ADC chips (AD7674) and 32 buffer
amplifiers (AD8028). A single FPGA (XC6SLX150) is mounted on the main
board for the control of ADC chips, demodulation functions, and SiTCP.
B. Specifications of the ADC chip
Analog-to-digital (A/D) conversion is synchronized with an
A/D clock. Its sampling rate (fA/D) is determined to avoid
ringing spikes during the phase flip. The ringing spikes appear
for 15–20 µsec. We can avoid the effects of the spikes by
masking these periods. To optimize the masking region with
a precision better than 10%, fA/D > 666 kHz is required.
The system should be able to measure signals ranging from
the CMB temperature (2.7 K) to room temperature (300 K).
Suppose the responsivity of the polarimeter is ≈ 10 mV/K,
which is the highest among QUIET-I polarimeters, then the
ADC dynamic range Vd should be at least Vd > 3, 000 mV.
The noise level of the QUIET-II polarimeter is ex-
pected to be ≈ 10−3 mV/Hz1/2, assuming a sensitivity of
500 µK
√
s/channel (250 µK√s/polarimeter). Considering the
individual differences among the polarimeters, the lowest noise
level may be ≈ 3 × 10−4 mV/Hz1/2. With a safety factor of
10, we have to determine the ADC resolution R to fulfill the
following equation:
∆A/D√
6fA/D
mV/Hz
1/2
< 3× 10−5 mV/Hz1/2, (3)
where ∆A/D is the least significant bit defined as ∆A/D ≡
Vd/2
R
. The left-hand side of Eq. (3) is the ADC quantization
noise estimated from the root mean square of the quantization
noise (∆A/D/
√
12) divided by the square of the band width
fA/D and the amplification of it by
√
2 to obtain a one-sided
spectrum.
For the ADC chip parameters, the allowed region based on
the above requirements under the condition Vd = 4, 096 mV
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Fig. 4. Allowed parameter region for the ADC sampling speed and resolution
space under the condition Vd = 4, 096 mV. The solid lines are from Eq. (3)
and the dashed lines denote the ringing spike avoidance (fA/D = 666 kHz).
The allowed region is colored in green. The cross mark indicates the ADC
specification used in the readout system.
is shown in Fig. 4. We use a commercial ADC chip,
AD7674 [14], that has an 18 bit resolution with fA/D =
800 kHz and Vd = 4, 096 mV. For the ADC chip control
as well as the on-board demodulation, we use a system clock
with fsys = 40 MHz.
This frequency is selected such that it is sufficiently high
to operate the ADC chips in the serial interface mode but
sufficiently low to allow easy handling. In principle, a slower
system clock is possible when we select the parallel interface
mode. However, such an interface requires more electronic
circuitry and a larger FPGA on board, which is contrary to
the objectives of designing a high-density compact module.
C. Modulation/demodulation frequencies and data recording
rate
The demodulated data can be downsampled at the data
recording rate (frecord) without any loss of CMB information.
This rate determines the sampling of the sky. The mount for the
QUIET-II experiment is desired whose scan speed θ˙scan is 6◦/s
at the maximum with a full width at half maximum (FWHM)
of 0.1◦ for the angular resolution (∆θ). The relationship
2 × θ˙scan × 1/frecord < ∆θ should be satisfied, where a
factor of two is introduced by the sampling theorem. This
relationship requires frecord > 120 Hz. Under this condition,
we should also consider avoidance of the aliasing effect of AC
power frequency and its harmonics.
Two types of carrier clocks are sent to both polarimeters and
ADC modules. The frequency of the primary carrier fc1 must
be higher than the knee frequency of the 1/f noise, which
mainly occurs from the HEMT amplifier of the polarimeter.
Its typical knee frequency is ≈ 1 kHz. To minimize the
occurrence of ringing spikes, we minimize fc1. Therefore,
fc1 = 4 kHz is the natural selection.
The frequency of the secondary carrier fc2 should be
downscaled to the frequency of fc1 by an even number,
fc2 =
fc1
2n
(n is an integer number). (4)
4TABLE I
FREQUENCIES OF CLOCKS USED IN THE SYSTEM.
Clock Frequency
System clock (fsys) 40 MHz
A/D clock (fA/D) 800 kHz
Primary carrier (fc1) 4 kHz
Secondary carrier (fc2) 125 Hz
Recording rate (frecord) 125 Hz
Fig. 5. Photograph of the clock modules. All clocks are generated and
distributed from this module.
This frequency is possibly lower than the knee frequency of
the 1/f noise. The lower bound of fc2 is frecord and we choose
fc2 = frecord = 125 Hz.
We summarize the specifications of the clocks in Table. I.
IV. CLOCK MODULE
We developed 19 inch 2U size clock modules (Fig. 5). A
single module has seven RJ45 slots on the front panel and 21
flat cable (20 pins) connector slots on the surface of the board.
The rightmost RJ45 slot is used for communication with the
computer via TCP/UDP. All other input/output signals are at
the level of LVDS. Furthermore, all functions are controlled by
FPGA (XC6SLX75) in the module. Its firmware is stored in
a platform flash PROM (XCF32P). The IP address is stored
in an electrically erasable programmable read-only memory
(AT93C46).
The module logic consists of two parts: a “reference se-
lector” and a “clock generator” as shown in Fig. 6. The
selector performs the function of selecting a reference clock.
The clock generator has two functions: generating the clocks
on the basis of the reference clock and transmitting them to
the ADC modules as well as the polarimeters. Because of
space limitations for the clock distribution slots, we use two
clock modules to handle 2,000 channels: master and slave. The
selector generates a single reference, i.e., a “master clock,” for
the master and slave. Based on the reference “master clock”,
both modules generate the clocks and deliver them to each
component. Such a “master clock” strategy guarantees phase
matching among the clocks.
A GPS clock (10 MHz) is received via the left-
most RJ45 slot and is then multiplied into a 40 MHz
GPS
40MHz
40MHz quartz 
crystal resonator
Clock module (Master)
10MHz
Selector
Reference selector Clock generator
Clock module (Slave)
Clock generator
Master clocks
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UDP
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To polarimeters
Fig. 6. Functional diagram of the clock module. The master and slave are
identical modules. The reference selector is only used in the master module.
All functions are implemented in a single FPGA.
clock in the module. The internal quartz crystal resonator
(KC7050C40.0000C3WE0) in the module also generates a
40 MHz clock. The reference selector chooses the master
clock from these two options. The internal clock is useful for
laboratory testing when a GPS clock is not used. The master
clock is duplicated and these two clocks are output via two
RJ45 slots. We found that the phase delay between them is
0.8 nsec, which is a suitable specification for the 40 MHz
(25 nsec period) system clock.
Each module has an RJ45 slot to receive the reference clock.
The use of the same cable length as that of the reference output
slots in the master clock guarantees the same phase delay for
the two reference clocks. In each module, the clock generator
produces the clocks as listed in Table. I. The carrier clocks are
distributed from the RJ45 slot to another board to control the
carrier bias level of the polarimeters. The last RJ45 input slot
is reserved to test the timing of TCP/UDP. A single flat cable is
used for delivering the clocks to the single ADC module. Two
clock modules (the master and slave) can deliver the clocks
to the 42 ADC modules (which have a combined capability
of handling 2,688 channels). The phase differences among the
delivered carrier clocks were confirmed to be at most 2.4 nsec.
This is also a sufficient performance compared with the ADC
sampling interval of 1.25 µsec (=1/fA/D).
V. ADC MODULE
The ADC module has a VME-6U single slot size (Fig. 3). A
single module consists of a main board and a sub-board. Each
board has 32 ADC chips (AD7674) with 32 buffer amplifiers
(AD8028) and a Dsub78 connector for 32 pairs of differential
inputs with eight analog grounds. By using the sub-board,
we successfully doubled the number of ADC chips compared
with that in the previous generation ADC modules [15], [16].
A single module has the capability of handling 64 channels
in total by using a single FPGA (XC6SLX150) on the main
board. We plan to use 32 modules to handle 2,000 inputs from
the polarimeters.
Each module works at +5 V and 3 A, i.e., 15 W. A VME
crate supplies the power to the ADC modules. All clocks are
provided from the clock module via VME P2 user-defined
5pins with a digital ground. The digital and analog grounds are
connected via a zero-ohm connection at one location. An elec-
trically erasable programmable read-only memory (AT93C46)
records the IP address for the TCP/UDP communication. The
FPGA firmware is stored in a serial flash memory (M25P64-
VMF).
A. Firmware logic
The polarimeter output includes ringing spikes induced by
the phase flip, which must be masked. The top of Fig. 7 shows
a schematic example of the digitized polarimeter output stream
D(ti) with the ringing spikes, where i is the time index of the
digitization rate (fA/D = 800 kHz). Digitized ringing spikes
are masked by multiplying a masking function m(ti) which
has the value 0 when “mask”=true and 1 when “mask”=false
(see an example in Fig. 7). For studying the ringing spikes, 64
raw digitized streams can be recorded during 300 µsec, which
is limited by the size of the internal memory of the FPGA.
We nominally mask one sample before and 13 samples after
the phase change. The duration of the mask can be redefined
via UDP by using the external computer.
The demodulator in the ADC module extracts the polariza-
tion signal from the masked stream m(ti)D(ti) as follows:
Fdemod(ti) ≡ sI1(ti)sI2(ti)m(ti)D(ti), (5)
where
sIk(ti) =


+1 0 ≤ ti < Tk/2 (6)
−1 Tk/2 ≤ ti < Tk (7)
sIk(ti + nTk), (8)
k = 1, 2, Tk = 1/fck and n is an integer. Here, sIk(ti) is
in-phase with the carrier ck(ti). Summation is performed for
all 6,400 points to form a 125 Hz “Demod” stream:
Demod ≡
∑
Fdemod(ti). (9)
The extracted Demod stream is proportional to the Stokes Q or
U parameters. Demodulation eliminates the 1/f noise below
fc1.
In case of quadratic phase demodulation (Quad), the Stokes
Q or U parameters are also suppressed:
Quad ≡
∑
sQ1 (ti)s
I
2(ti)m(ti)D(ti), (10)
where sQ1 (ti) is in the quadratic phase with c1(ti), i.e.,
sQ1 (ti) =


+1 0 ≤ ti < T1/4 (11)
−1 T1/4 ≤ ti < 3T1/4 (12)
+1 3T1/4 ≤ ti < T1 (13)
sQ1 (ti + nT1). (14)
It is useful to monitor the Quad stream, because it only
contains the noise whose level is the same as in the Demod
stream.
A simple summation without demodulation is used to
extract the total power (TP) corresponding to the Stokes
parameter I(∝ R+ L):
TP ≡
∑
m(ti)D(ti), (15)
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Fig. 7. Schematics for the raw input at fA/D = 800 kHz (D(ti)), the mask
for the ringing spikes (m(ti)), the demodulation carriers (s1(ti) and s2(ti)).
The demodulated stream at fA/D = 800 kHz is obtained by multiplying the
carriers to the masked stream. The ringing spikes and the offset generated by
the modulation are eliminated in the Fdemod stream.
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Fig. 8. Demodulator logic is implemented for each input, i.e., a single
ADC module has 64 demodulators in total. From a single input stream, the
demodulator extracts the Demod, Quad, and TP streams simultaneously.
in which the intrinsic noise terms (N1 and N2) are neglected.
The demodulator is implemented in the FPGA for each input
(Fig. 8). Using a pseudo-polarization signal input, we con-
firmed that the demodulator works appropriately, as shown in
Fig. 9. The injected signal consists of a sinusoidal polarization
signal (600 mV peak-to-peak amplitude at 5 mHz) and an
offset that drifts at 400–500 mV.
B. Intrinsic noise
We measure the intrinsic noise with a 50 Ω termination
for each input. Figure 10 shows the noise spectra in one
of the channels. The 1/f components, which are obtained
from the buffer amplifier, in the TP spectrum are completely
suppressed in both Demod and Quad spectra. The expected
knee frequency of the polarimeter 1/f noise is approximately
1 kHz [10]. Thus, 1/f noise suppression is well guaranteed.
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Fig. 9. Demod, Quad and TP streams with a pseudo-polarization signal input.
The signal is appropriately extracted in each stream. The input polarization is
a sinusoidal wave. The baseline drift as shown in the TP stream is completely
suppressed in the Demod and Quad streams.
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The measured noise floor in the Demod spectrum for each
channel is shown in Fig. 11. We confirmed that the noise level
is better than the requirements given in Sec. III-B.
C. Linearity
A linear response with respect to the input voltage level is
required for the experiments. The top panel of Fig. 12 shows
a typical response as a function of the input voltages. Respon-
sivity as a function of the input voltages is also shown in the
bottom panel of Fig. 12. Within the −1, 900 to 1, 900 mV input
range, we did not find any non linearity effects above 7×10−3
(We nominally use the −1, 900 to 1, 900 mV range.). The
averaged responsivity within the above range and non linearity
as a function of channels are shown in the middle panels of
Fig. 11. Here, non linearity is defined as the difference between
the maximum and minimum responsivities in the −1, 900 to
1, 900 mV range. We discovered slight non-uniformity among
channels, i.e., 2×10−3, in the standard deviations of averaged
responsivity. Non linearity and non uniformity are lower than
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Fig. 11. Performance of the ADC module as a function of the channel
number. From the top to the bottom panels; the white noise level, averaged
responsivity, non linearity (maximum variation of responsivities with respect
to the input signal level), and two types of crosstalk among the channels. All
requirements are satisfied.
10−2, which is the requirement to reduce a mimic B-mode
intensity at r = 10−5.
The requirement is determined when we do not have any
calibration for the non linearity. We measure the Stokes param-
eters Q and U with different channels. The polarization angle
on the sky (φ) is reconstructed with the measured responses
for Stokes Q and U ,
φ =
1
2
tan−1
(
aUU
aQQ
)
, (16)
where aQ and aU are the channel responsivities to measure Q
and U at a given input power, respectively. The non linearities
of Q and U and their non uniformity (aU 6= aQ) shifts the
measured angle from the real value. Such an angle shift ∆φ
creates mimic B-modes [17]:
CBB,fakeℓ = C
EE
ℓ sin
2(2∆φ), (17)
where CEEℓ is the E-mode power spectrum at the given
angular wave-number ℓ. We confirmed that the magnitude of
non linearity and the sign and magnitude of the non uniformity
of the responsivities are random, as shown in the middle panels
of Fig. 11. Therefore, the mimic B-modes are smeared with
the square of the number of channels (2,000 channels). To
determine the B-modes at r = 10−5 without any calibration
for ADC responsivity, non linearity and non uniformity should
be less than 10−2.
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Fig. 12. ADC response as a function of the input voltage (top panel). The
responsivity for each input level is also shown (bottom panel). We did not find
any significant non linearity, i.e., variation in the responsivity, for the range
−1, 900 to 1, 900 mV that we nominally use. Because of the specification
of the input signal injector, we could not cover the regions around 0 mV and
±1, 200 mV for the input level.
D. Crosstalk
Two types of crosstalk among the channels must be con-
sidered: the crosstalk from one Demod stream to the other
(type-I) and the crosstalk from the TP stream to the Demod
stream (type-II). Type-I causes the Stokes Q to U crosstalk,
which induces E-mode to B-mode mixing. In contrast, type-II
causes Stokes I to Q (or U ) leakage, i.e., spurious polarization
from CMB temperature (unpolarized) anisotropy. We require
a crosstalk of less than 10−5 for either case, a requirement for
suppressing the mimic B-modes to r < 10−5.
Type-I crosstalk is measured by a pseudo-polarization signal
with a 900 mV peak-to-peak amplitude at 0.2 Hz. We inject
the pseudo-polarization signal into one specific channel and
measure the fluctuations in the other channels. The bottom
part of Fig. 11 shows the measurement results. For type-II
crosstalk, we inject a sinusoidal signal (800 mV peak-to-peak
amplitude at 0.2 Hz) without any modulation into one specific
channel. The measured fluctuations in other channels are also
shown in the bottom part of Fig. 11. In both cases, we did not
observe any significant crosstalk signal, i.e., the measurements
are saturated with the intrinsic noise levels. We confirmed
that the systematic bias possibly induced by the crosstalk is
negligible.
VI. SYSTEM TEST
A. Timing synchronization
A single ADC module generates 768 byte (4 byte × 3
streams × 64 ADC chips) of demodulated data with the rate
frecord = 125 Hz. Sixteen bytes of header information are
added for each sample. The aggregate flow rate with the 32
ADC modules is 25 Mbps.
A 4 byte time counter is a component of the header. The
counter is incremented by the edges of the 125 Hz carrier clock
and it can be reset by a reset pulse. The pulse is controlled by
Ethernet hub
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computer
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Clock module
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ADC module(                       )+ 28
Fig. 13. Configuration for the timing synchronization test. The relationship
between the data transfer and the system organization scheme is effectively
reproduced by the real situation in QUIET-II.
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Fig. 14. Total power response as a function of time for each ADC module.
Synchronization among the modules is confirmed with the edge of the injected
signals.
the clock module. In the real observation, a pulse is sent at
the beginning of continuous data taking. The typical duration
of the data taking is approximately 1.5 hours. From the value
of the time counter and the reset time calibrated with a GPS,
we can find the time at which each data is demodulated.
We tested timing synchronization among the components
by applying a 25 Mbps load to a prototype system. We
constructed the system with one master clock module and four
ADC modules , one readout computer, and another computer
as a “dummy ADC module” (Fig. 13). They were physically
connected via one Ethernet switch (D-Link, DES-1050G). The
dummy ADC module sent 22 Mbps of dummy ADC data to
the control computer using 28 different ports. Its data rate
corresponds to that of the 28 ADC modules. In this setup, the
situation in QUIET-II is effectively reproduced in terms of the
data transfer and the system organization scheme relationship.
Therefore, we virtually constructed the readout system for the
QUIET-II experiment.
We took data continuously for 16 hours with periodic (0.1
Hz) pulse signal injections into the ADC modules. We did not
find any data loss or inconsistency among the time counters
in the data. In addition, we confirmed timing synchronization
among the ADC modules from the edge of the injected signals
(Fig. 14).
B. Measurement of polarization with a polarimeter
By using a prototype polarimeter [18], we examined the
functions of the readout system, i.e., the mask for the ringing
spikes and the extraction of the polarization signal. To study
the mask, we analyzed the raw digitized data during 300 µsec
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Fig. 15. Digitized stream with s1(t) and m(t). The masking region is
confirmed to be appropriate.
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Fig. 16. Extracted signals from the prototype polarimeter [18] by using the
developed readout system. The sinusoidal polarization signal and the periodic
step-like variation for unpolarized radiation (which is associate with the step-
like offset variation for the polarization signal) are generated by the calibration
system [19]. We observed the expected patterns in each stream.
(see Sec. V-A). For each sample, the data contain flags to
indicate the 4 kHz carrier clock state s1(ti) as well as the
masking function m(ti) in the demodulator. The measured
response from the polarimeter as a function of time is shown
in Fig. 15. The carrier clock state s1(ti) and masking function
m(ti) are also shown. We confirmed that phase mismatch
occurs below the digitization interval, i.e., < 1.25 µsec
(1/fA/D). In addition, we validated the mask function for the
ringing spikes.
By using the calibration system [19] with the prototype
polarimeter and the developed system, the detection of the po-
larization signal was validated. When approximately 600 mK
of polarization irradiated to the polarimeter, the polarization
angle was rotated by a frequency of about 0.1 Hz. The offset
power (unpolarized radiation) also varied periodically with the
same rate. The sinusoidal curve response with the baseline
level shifts due to the offset power variation were expected
(the cycle of the sinusoidal curve is twice the frequency of
the rotation because the polarization contains the tensor value).
We observed the expected response as shown in Fig. 16.
VII. CONCLUSION
We developed a readout system for QUIET-II. The concep-
tual requirements (handling a large number of channels) are
fulfilled by the master clock strategy, on-board demodulation
functions, and end-to-end Ethernet connections. Physical com-
pactness and logical simplicity enable us to further increase
the polarimeters for future experiments. We demonstrated the
extraction of the polarization signals from the polarimeter by
using a prototype system with a configuration similar to that
of the experiment. In long term operation, data loss and time
counter mismatch were not observed. We validated that the
system works according to the design. Therefore, the system
is ready to be used in the QUIET-II experiment.
APPENDIX
FORMULATION FOR THE POLARIMETER OUTPUTS
On the strip-line-coupled monolithic microwave integrated
circuit devices, split right and left circular polarizations at the
spectrum polarizer are amplified. Noises by HEMT amplifiers
are added as follow: g1ER + n1 and g2EL + n2. Each
phase switch modulate only the CMB signal components (ER
and EL). After the phase switches, two microwaves can be
written as c1(t)g1ER + n1 and c2(t)g2EL + n2, respectively,
where c1(t) and c2(t) are defined as the modulation terms
in Sec. II-B. Consider only one diode that is sensitive to the
Stokes Q parameter; then the recombined microwave by the
coupler is 1/
√
2(c1(t)g1ER + n1 + c2(t)g2EL + n2). The
received power in the detector diode can be written as
D(t) = | 1√
2
(c1(t)g1ER + n1 + c2(t)g2EL + n2)|2. (18)
Assuming that polarimeter noises n1(t) and n2(t) are sta-
tionary Gaussian noises, i.e., 〈n1(t)〉 = 0, 〈n2(t)〉 = 0, and
〈n1(t)n2(t)〉 = 0, where 〈X〉 is the average of X during each
phase state of the primary modulation, Eq. (18) is simplified
as:
D(ti) = g1g2ELERc1(ti)c2(ti)
+
g21E
2
L
2
c1(ti)
2 +
g22E
2
R
2
c2(ti)
2
+
(n1(t))
2
2
|c1(ti)|2 + (n2(t))
2
2
|c2(ti)|2. (19)
When P = g1g2Q/2 (here, Q = 2EREL), L = g21E2L/2,
R = g22E
2
R/2, N1(ti) = (n1(ti))
2/2, and N2(ti) =
(n2(ti))
2/2, Eq. (19) will be transformed to Eq. (2). By setting
c2(ti) = 1, we can obtain Eq. (1).
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